## REMARKS

The present application was filed on November 21, 2003 with claims 1 through 20. Claims 1 through 20 are presently pending in the above-identified patent application

In the Office Action, the Examiner rejected claims 1, 7, 8, and 13 under 35 U.S.C. §102(e) as being anticipated by Luo (United States Patent Number 6,111,467), rejected claims 3, 4, 10 and 11 under 35 U.S.C. §103(a) as being unpatentable over Luo in view of Beauducel et al. (United States Patent Number 4,352,070), rejected claims 6 and 12 under 35 U.S.C. §103(a) as being unpatentable over Luo in view of Mills et al. (United States Patent Number 5,172,117), and rejected claims 2, 5, and 9 under 35 U.S.C. §103(a) as being unpatentable over Luo in view of Sandusky et al. (United States Patent Number 5,825,571). The Examiner indicated that claims 14-20 are allowed

## Independent Claims 1 and 8

5

10

15

20

25

30

35

Independent claims 1 and 8 were rejected under 35 U.S.C. §102(e) as being anticipated by Luo. In particular, the Examiner asserts that Luo discloses a sample and hold circuit. Among other features, the Examiner asserts that Luo also discloses (i) at least one capacitive element for retaining a charge, said at least one capacitive element connected to a node between said input and said output (citing element C1 in FIG. 1); (ii) at least one output switch for selectively connecting said at least one capacitive element to said output (citing element S3 of FIG. 1); and (iii) an amplifier connected to said node, wherein said amplifier has an offset voltage and wherein a voltage drop across at least one of said input and output switches is limited to said offset voltage (FIG. 1: element 11; col. 3, lines 50-64).

Applicants note that, regarding element C1, Luo teaches that,

continuing to refer to FIG 1 and FIG 2, during quarter period 2 switch S1 connecting the first transconductor 10 to the operational amplifier 11 is open, and switch S2 connecting the sample and hold capacitor C2 to the output of the operational amplifier 11 is closed allowing capacitor C2 to be charged up to a voltage equal to that on capacitor C1. Switches S4a and S4b remain closed. Switch S6 is closed to discharge the voltage on the parasitic capacitance at the output of the transconductor 10. All other switches are open during quarter period 2.

Continuing to refer to FIG. 1 and FIG. 2, during quarter period 3 switch S0 is closed to discharge the voltage on the feed back capacitor C1 Switch S5a is closed to connect input voltage k2 VR to the input of the transconductor 10 and switch S5b is closed to connect a voltage reference -V<sub>R</sub> to the (+) input terminal of the current summing operational amplifier 11. Switch S6 remains closed to discharge the voltage on the parasitic capacitance at the output of the transconductor

10. All other switches are open during quarter period 3.

Continuing to refer to FIG. 1 and FIG. 2, during quarter periods 4 and 5 switches S1, S5a and S5b are closed, and all other switches are open. The feedback capacitor C1 is charged for one half clock period by the output of the transconductor 10 from the reference voltage  $-V_R$  to a voltage  $-V_y$ . During quarter period 6 switches S5a and S5b remain closed and S3 is closed allowing a voltage equal to that on capacitor C1 to be put onto capacitor C3. Switch S6 is closed to discharge the capacitance on the parasitic capacitance at the output of the transconductor 10, and all other switches are open.

(Col. 4, lines 23-53; emphasis added.)

5

10

15

20

25

30

Luo teaches that switch S4b is closed and switch S5b is open during quarter 2, and that switch S4b is open and switch S5b is closed during quarter 3. Thus, Luo actually teaches away from the present invention by teaching to not limit a voltage drop across at least one of the input and output switches to an offset voltage of an amplifier connected to the capacitive element. Independent claim 1 requires an amplifier connected to said node, wherein said amplifier has an offset voltage and wherein a voltage drop across at least one of said input and output switches is limited to said offset voltage. Independent claim 8 requires limiting a voltage drop across at least one of said input and output switches to an offset voltage of an amplifier connected to said at least one capacitive element.

Thus, Luo does not disclose or suggest an amplifier connected to said node, wherein said amplifier has an offset voltage and wherein a voltage drop across at least one of said input and output switches is limited to said offset voltage, as required by independent claim 1, and does not disclose or suggest limiting a voltage drop across at least one of said input and output switches to an offset voltage of an amplifier connected to said at least one capacitive element, as required by independent claim 8

## Additional Cited References

Beauducel was also cited by the Examiner for its disclosure of a resistor placed in parallel as disclosed in the sample and hold circuit of FIG.  $4(R_1)$ . Although Beauducel is directed to a sample and hold circuit, Beauducel does *not* disclose or suggest the feature of *limiting* a voltage drop across at least one of the input and output switches to an offset voltage of an amplifier connected to the capacitive element

Thus, Beauducel et al. do not disclose or suggest an amplifier connected to said node, wherein said amplifier has an offset voltage and wherein a voltage drop across at least one of said input and output switches is limited to said offset voltage, as required by independent claim 1, and

does not disclose or suggest limiting a voltage drop across at least one of said input and output switches to an offset voltage of an amplifier connected to said at least one capacitive element, as required by independent claim 8

Mills was also cited by the Examiner for its disclosure of a sample and hold circuit in which its hold time is 200 microseconds. Applicants note that Mills is directed to an analog to digital signal converter that includes an integrator and a sample and hold circuit. Mills does not, however, disclose or suggest the feature of *limiting* a voltage drop across at least one of the input and output switches to an offset voltage of an amplifier connected to the capacitive element

5

10

15

20

25

30

Thus, Mills et al. do not disclose or suggest an amplifier connected to said node, wherein said amplifier has an offset voltage and wherein a voltage drop across at least one of said input and output switches is limited to said offset voltage, as required by independent claim 1, and does not disclose or suggest limiting a voltage drop across at least one of said input and output switches to an offset voltage of an amplifier connected to said at least one capacitive element, as required by independent claim 8.

Sandusky was also cited by the Examiner for its disclosure of a sample and hold circuit for a preamplifier in a disk drive. Applicants note that Sandusky is directed to a circuit for input switching for a read channel. Sandusky does *not*, however, disclose or suggest the feature of *limiting* a voltage drop across at least one of the input and output switches *to an offset voltage of an amplifier connected to the capacitive element* 

Thus, Sandusky et al. do not disclose or suggest an amplifier connected to said node, wherein said amplifier has an offset voltage and wherein a voltage drop across at least one of said input and output switches is limited to said offset voltage, as required by independent claim 1, and does not disclose or suggest limiting a voltage drop across at least one of said input and output switches to an offset voltage of an amplifier connected to said at least one capacitive element, as required by independent claim 8

## Dependent Claims 2-7, 9-13 and 15-20

Dependent claims 7 and 13 were rejected under 35 U.S.C. §102(e) as being anticipated by Luo, claims 3, 4, 10 and 11 were rejected under 35 U.S.C. §103(a) as being unpatentable over Luo in view of Beauducel et al., claims 6 and 12 were rejected under 35 U.S.C. §103(a) as being unpatentable over Luo in view of Mills et al., and claims 2, 5, and 9 were rejected

under 35 U.S.C. §103(a) as being unpatentable over Luo in view of Sandusky et al.

Claims 2-7, 9-13, and 15-20 are dependent on claims 1, 8, and 14, respectively, and are therefore patentably distinguished over Luo, Beauducel et al., Mills et al. and Sandusky et al., alone or in combination, because of their dependency from independent claims 1, 8, and 14 for the reasons set forth above, as well as other elements these claims add in combination to their base claim. The Examiner has already indicated that claims 15-20 are allowed

For example, claims 3, 10 and 16 require that at least one of the input and output switches has a leakage effect represented by a resistor in *parallel* with the input or output switch and a voltage drop across the resistor is limited to the offset voltage. The Examiner asserts that FIG. 4 of Beauducel et al. teaches a resistor,  $R_1$ , placed in parallel. Applicants note, however, that resistor,  $R_1$ , is in *series* with the current through switch  $I_1$ . If the switch  $I_1$  is in an open position, there is no current from the amplifier  $A_1$  through the resistor  $R_1$ .

All of the pending claims, i.e., claims 1-20, are in condition for allowance and such favorable action is earnestly solicited.

If any outstanding issues remain, or if the Examiner has any further suggestions for expediting allowance of this application, the Examiner is invited to contact the undersigned at the telephone number indicated below

The Examiner's attention to this matter is appreciated.

20

25

15

5

10

Date: October 25, 2006

Respectfully,

Klui M. Moon
Kevin M. Mason

Attorney for Applicant(s)

Reg. No. 36,597

Ryan, Mason & Lewis, LLP 1300 Post Road, Suite 205

Fairfield, CT 06824 (203) 255-6560